



Unique Journal of Engineering and Advanced Sciences

Available online: www.ujconline.net

Research Article

DESIGN OF DOUBLE TAIL COMPARATOR FOR ANALOG TO DIGITAL CONVERSION

Gokul L^{1*}, Jayachandran T² and Marimuthu CN³

M.E Applied Electronics, Nandha Engineering College, Erode
Assistant Professor ECE –Department, Nandha Engineering College, Erode
Dean (R&D), Nandha Engineering College, Erode

Received: 25-12-2013; Revised: 24-01-2014; Accepted: 23-02-2014

*Corresponding Author: **L. Gokul**

M.E Applied Electronics, Nandha Engineering College, Erode Email: gokul.logasamy@gmail.com

ABSTRACT

Comparator plays a major role on the overall performance of high speed analog to digital converters. A clocked comparator has to find out whether the input signal is high or low at every clock cycle. Since it acts as interface between the analog and digital signal, the accuracy is given by its input referred offset voltage, essential for the resolution of high performance ADC's. Based on the analysis of working of two different types of comparator it's found that time taken for the capacitive charging and discharging is found high. So in order to reduce the circuit delay we are going to use two tail transistor, as one at the top vdd and other at bottom vss, by including this transistor positive feedback during regeneration is strengthened, which result in remarkable reduce in delay time. In the proposed comparator, power consumption and delay are reduced significantly. The 0.18- μm CMOS technology post layout simulation confirms the result.

Keywords: Conventional Dynamic Comparator, Analog to Digital Converters, Double Tail Comparator, Regenerative Comparator.

INTRODUCTION

The high speed Analog To Digital Converters (ADC's) are being pushed continuously towards their performance limits as technology scales down and system specification become more challenging. In "wearable computing" appliances the ultra-low power consumption requirement originating and also increase the sampling rates in modern communication systems among the rest, make challenge on ADC design. As comparator are most probably second most widely used electronic component after operational amplifier in this era, so it is used in abundance in A/D converters¹⁻⁴. A comparator is also known as 1 bit analog to digital converter. In analog to digital conversion process, it is necessary to first sample input (using sample and hold circuit) and is applied to a combination of comparators to determine the digital equivalent of the analog signal. The conversion speed of the comparator is controlled by the decision making response time of the comparator. The ultra-deep sub micrometer (UDSM) CMOS technology suffers from low supply voltage especially when considering the fact that threshold voltages of the devices have not been scaled at the same pace as the supply voltage of the modern CMOS process¹⁹. So designing high speed comparator is more challenging when supply voltage is

smaller. So to achieve high speed, large transistor are required to compensate the reduction of supply voltage, which also lead to more die area and power is needed. The low-voltage operation results in limited common mode input range, which is more important for many high speed ADC architectures, such as flash ADC's⁵⁻⁹.

This paper is organized as follows. The section II investigates the operation of conventional dynamic comparator and its result. Section III gives the operation and result of double tail comparator. Section IV gives the operation of proposed double tail comparator and its result. Section V presents, list of comparison between different types of comparator. Finally, in section VI some conclusions are drawn¹⁰⁻¹³.

Conventional Dynamic Comparator

The conventional dynamic comparators have found wide applications in many high speeds ADC's since they can make fast decisions due to the strong positive feedback in the regenerative latch¹². Many comprehensive analyses have been presented in recent years, which investigate the performance of comparator in different aspects. The architecture of the conventional dynamic comparator is shown in the figure.1.

The operation of the comparator is as follows. Start condition will happen when CLK=0(low), which leads to Mtail off and other transistor M7 & M8 makes both the output nodes Outp

and Outn to VDD [1]. When CLK=VDD(high), transistor M7 and M8 are off and Mtail is on. Output voltages which were pre-charged to high voltage will start to discharge with different rates depending on the corresponding input voltage (INN/INP)¹⁴.




Figure 1: Architecture of conventional dynamic comparator.




Figure 2: Waveform of conventional dynamic comparator.




Figure 3: Transient simulation of conventional dynamic comparator for delay calculation.

Assuming the case where $V_{INN} > V_{INP}$, Outn discharges faster than Outp, hence when Outn (discharged by transistor M1 drain current), falls down to $V_{DD} - |V_{thn}|$ before Outp (discharged by transistor M2 drain current) the corresponding pMOS transistor (M6) will turn on initiating latch regeneration by inverters (M3, M5 and M4, M6). Thus, Outp pulls to VDD and Outn discharges to ground. If $V_{INN} < V_{INP}$, the circuit works vice versa. As shown in the figure 2. Figure 3 shows the

delay analysis of the conventional dynamic comparator output, from that we can calculate t_0 delay, which represents the capacitive discharge of the load capacitance C_L until the first P-channel transistor (M5/M6) turns on. Another latch delay occurs due to cross-coupled inverters¹⁵.

This structure has the advantages of high input impedance¹³, rail-to-rail output swing¹⁴, no static power consumption¹⁵ and good robustness against noise¹⁶.

Conventional Double Tail Comparator

The systematic diagram of conventional comparator is shown below in figure 4.




Figure 4: Architecture of conventional comparator.

The operation of this comparator is as follows (see Fig. 4)¹¹. During reset phase ($CLK = 0$, Mtail1, and Mtail2 are off), transistors M3-M4 pre-charge fn and fp nodes to V_{DD} , which in turn causes transistors MR1 and MR2 to discharge the output nodes to ground. During decision-making phase ($CLK = V_{DD}$, Mtail1 and Mtail2 turn on), M3-M4 turn off and voltages at nodes fn and fp start to drop with the rate defined by $I_{Mtail1}/C_{fn(p)}$ and on top of this, an input-dependent differential voltage $\Delta V_{fn(p)}$ will build up¹⁰.

Similar to the conventional dynamic comparator, the delay of this comparator comprises two main parts, t_0 and t_{latch} . The delay t_0 represents the capacitive charging of the load capacitance C_{Lout} (at the latch stage output nodes, Outn and Outp) until the first n-channel transistor (M9/M10) turns on, after which the latch regeneration starts; thus t_0 is obtained¹⁹.




Figure 5: Waveform of conventional double tail comparator.

Proposed Comparator

The schematic architecture of proposed comparator is shown below in Figure 6. The main idea of the proposed comparator is to increase $\Delta V_{fn}/f_p$ in order to increase the latch regeneration speed. For this purpose, two control transistors (M_{c1} and M_{c2}) have been added to the first stage in parallel to $M3/M4$ transistors but in a cross-coupled manner




Figure 6 (a): Architecture of proposed comparator.




Figure 6 (b): Waveform of proposed comparator

The operation of the proposed comparator is as follows (see Fig. 6)¹. During reset phase ($CLK = 0$, M_{tail1} and M_{tail2} are off, avoiding static power), $M3$ and $M4$ pulls both f_n and f_p nodes to V_{DD} , hence transistor M_{c1} and M_{c2} are cut off. Intermediate stage transistors, $MR1$ and $MR2$, reset both latch outputs to ground. During decision-making phase ($CLK = V_{DD}$, M_{tail1} , and M_{tail2} are on), transistors $M3$ and $M4$ turn off. Furthermore, at the beginning of this phase, the control transistors are still off (since f_n and f_p are about V_{DD})³.

Thus, f_n and f_p start to drop with different rates according to the input voltages. Suppose $V_{INP} > V_{INN}$, thus f_n drops faster than f_p , (since $M2$ provides more current than $M1$)

Comparison between different types of comparators.

By using the 180-nm technology with supply voltage of 0.8 v we get the delay and power consumption as follows

Table 1: Comparison in working of different types of comparator

Process	Delay	Power Consumption
Single Tail Comparator	7 μ w	66ns
Conventional	15 μ w	7.5ns
Proposed	12 μ w	7.4ns

CONCLUSION

Thus two basic structure of comparator where analyzed, based on that a new type of comparator was designed with low power and low voltage, which has improved the performance of comparator. The post layout simulation result in 180nm CMOS technology confirmed that the delay and power consumption of the comparator is reduced to great extent.

REFERENCES

1. Samaneh Babayan-Mashhadi, Reza Lotfi. Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator. 2013.
2. Ay SU. A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS, Int. J. Analog Integr. Circuits Signal Process.2011; 66(2): 213.
3. Mesgarani A, Alam MN, NelsonFZ, Ay SU. Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS, in Proc. IEEE Int. Midwest Symp. Circuits SystDig. Tech. Papers. 2010; 893.
4. Blalock BJ. Body-driving as a Low-Voltage Analog Design Technique for CMOS technology, in Proc. IEEE Southwest. Mixed-Signal Design. 2000; 113.
5. Maymandi-Nejad M, Sachdev M. 1-bit quantiser with rail to rail input range for sub-1Vmodulators, IEEE Electron. Lett.vol. 2003; 39(12): 894.
6. Okaniwa Y, Zamura H, Kibune M, Yamazaki D, Cheung TS, Ogawa J, Tzartzanis N, Walker WW, Kuroda T. A 40Gb/ s CMOS clocked comparator with bandwidth modulation technique, IEEE J. Solid-State Circuits.2005; 40(8): 1680.
7. Goll B, Zimmermann H. A 0.12 μ m CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6 GHz, in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers. 2007; 316.
8. Goll B, Zimmermann H. A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47 μ W at 0.6V, in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers. 2009; 328.
9. Goll B, Zimmermann H. Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μ m CMOS, IEEE Electron. Lett.2007; 43(7): 388.
10. Shinkel D,Mensink E, Klumperink E, van Tuijl, Nauta B. A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time, in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers. 2007; 314.
11. Nuzzo P, Bernardinis FD, Terreni P, Van der Plas G. Noise analysis of regenerative comparators for reconfigurable ADC architectures, IEEE Trans. Circuits Syst. I, Reg. Papers.2008; 55(6): 1441.
12. Nikoozadeh A, Murmann B. An analysis of latched comparator offset due to load capacitor mismatch, IEEE Trans. Circuits Syst. II, Exp. Briefs. 2006; 53(12): 1398.
13. Babayan-Mashhadi S, Lotfi R. An offset cancellation technique for comparators using body-voltage

- trimming, Int. J. Analog Integr. Circuits Signal Process. 2012; 73(3): 673.
14. He J, Zhan S, Chen D, Geiger RJ. Analyses of static and dynamic random offset voltages in dynamic comparators, IEEE Trans. Circuits Syst. I, Reg. Papers.2009; 56(5): 911.
 15. Kim J, Leibowitz BS, Ren J, Madden CJ. Simulation and analysis of random decision errors in clocked comparators,IEEE Trans. Circuits Syst. I, Reg. Papers.2009; 56(8): 1844.
 16. Figueiredo M, Vital JC. Kickback noise reduction technique for CMOS latched comparators,IEEE Trans. Circuits Syst. II, Exp. Briefs.2006; 53(7): 541.
 17. Wicht B, Nirschl T, Schmitt-Landsiedel D. Yield and speed optimization of a latch-type voltage sense amplifier, IEEE J. Solid-State Circuits. 2004; 39(7): 1148.
 18. Johns D, Martin K. Analog Integrated Circuit Design, New York, USA: Wiley. 1997.
 19. Goll B, Zimmermann H. A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65,IEEE Trans. Circuits Syst. II, Exp. Briefs.2009; 56(11): 810.

Source of support: Nil, Conflict of interest: None Declared